OpenHW CORE-V cores
M1-M3 candidateIndustrial-grade open RISC-V core family source.
githubAuto indexedSolderpad
Manual review is required.
Comparison helps you see quickly which core carries less license, review, and integration risk.
Industrial-grade open RISC-V core family source.
Manual review is required.
Шаблон production-style FPGA IP: manifest, registry, board/toolchain scaffolding, SPDX checks, separated licenses and release checklist.
This is a template/example, not a standalone core.
Generated projects require separate review.
| Signal | OpenHW CORE-V cores | AccelFury core-template |
|---|---|---|
| Category / source | processor/RISC-V github | generator / template / IP methodology github |
| Review / maturity | Auto indexed M1-M3 candidate | Manually reviewed M2-M3 template |
| License | SolderpadManual review required | CERN-OHL-S-2.0 + AGPL + CC-BY-SAManual review required |
| Evidence / boards | EvidencePublic evidence links attached to this record.BoardsBoard-linked compatibility records, not portability guarantees. | EvidencePublic evidence links attached to this record.BoardsBoard-linked compatibility records, not portability guarantees. |
| Board status | unknown | unknown |
| Tests / CI / formal | Tests: NoCI: NoFormal: No | Tests: NoCI: NoFormal: No |
| Docs / FuseSoC / board demo | Docs: NoFuseSoC: NoBoard demo: No | Docs: YesFuseSoC: NoBoard demo: No |
| Signals | QualityQualityUsefulnessUsefulnessIntegrationIntegrationVerificationVerification | QualityQualityUsefulnessUsefulnessIntegrationIntegrationVerificationVerification |
| Interfaces / buses | unknownunknown | unknownunknown |
| Toolchains | Verilator | Verilator |
| Warnings |
|
|