conceptintermediateconfidence 5/5CC BY 4.0
Formal verification: minimal explanation
Formal verification proves properties over all possible inputs within a bounded or inductive model instead of checking selected simulation traces.
Formal is strongest when the property is small, precise and tied to a real invariant: FIFOs do not underflow, counters stay in range, bus acknowledgements follow requests. Start with one module and one property.