Open Logic AXI/base/intf
M1-M3 candidateFuseSoC-listed open logic package family.
githubAuto indexedunknown
The license requires manual review.
Comparison helps you see quickly which core carries less license, review, and integration risk.
FuseSoC-listed open logic package family.
The license requires manual review.
Bus protocol reference for OpenCores-era reusable IP.
Manual review is required.
| Signal | Open Logic AXI/base/intf | OpenCores Wishbone |
|---|---|---|
| Category / source | library/interfaces/math github | bus/Wishbone opencores |
| Review / maturity | Auto indexed M1-M3 candidate | Auto indexed M6 |
| License | unknownUnknown | public-domain-like per OpenCores WISHBONE pageManual review required |
| Evidence / boards | EvidencePublic evidence links attached to this record.BoardsBoard-linked compatibility records, not portability guarantees. | EvidencePublic evidence links attached to this record.BoardsBoard-linked compatibility records, not portability guarantees. |
| Board status | unknown | unknown |
| Tests / CI / formal | Tests: NoCI: NoFormal: No | Tests: NoCI: NoFormal: No |
| Docs / FuseSoC / board demo | Docs: NoFuseSoC: YesBoard demo: No | Docs: YesFuseSoC: NoBoard demo: No |
| Signals | QualityQualityUsefulnessUsefulnessIntegrationIntegrationVerificationVerification | QualityQualityUsefulnessUsefulnessIntegrationIntegrationVerificationVerification |
| Interfaces / buses | unknownAXI | unknownWishbone |
| Toolchains | FuseSoC | unknown |
| Warnings |
|
|