opencores sdram controller
unknownMemory controller comparison.
opencoresUnreviewedunknown
The license requires manual review.
The source appears stale or legacy.
Comparison helps you see quickly which core carries less license, review, and integration risk.
Memory controller comparison.
The license requires manual review.
The source appears stale or legacy.
Шаблон production-style FPGA IP: manifest, registry, board/toolchain scaffolding, SPDX checks, separated licenses and release checklist.
This is a template/example, not a standalone core.
Generated projects require separate review.
| Signal | opencores sdram controller | AccelFury core-template |
|---|---|---|
| Category / source | memory/SDRAM opencores | generator / template / IP methodology github |
| Review / maturity | Unreviewed unknown | Manually reviewed M2-M3 template |
| License | unknownUnknown | CERN-OHL-S-2.0 + AGPL + CC-BY-SAManual review required |
| Evidence / boards | EvidencePublic evidence links attached to this record.BoardsBoard-linked compatibility records, not portability guarantees. | EvidencePublic evidence links attached to this record.BoardsBoard-linked compatibility records, not portability guarantees. |
| Board status | unknown | unknown |
| Tests / CI / formal | Tests: NoCI: NoFormal: No | Tests: NoCI: NoFormal: No |
| Docs / FuseSoC / board demo | Docs: NoFuseSoC: NoBoard demo: No | Docs: YesFuseSoC: NoBoard demo: No |
| Signals | QualityQualityUsefulnessUsefulnessIntegrationIntegrationVerificationVerification | QualityQualityUsefulnessUsefulnessIntegrationIntegrationVerificationVerification |
| Interfaces / buses | Memoryunknown | unknownunknown |
| Toolchains | unknown | Verilator |
| Warnings |
|
|