Compare cores

Up to four cores side by side: maturity, license, tests and activity.

Attributeverilog-i2cverilog-ethernetuart verilog by alexforencich
MaturityM2 · Simulation-testedM2 · Simulation-testedM2 · Simulation-tested
LicenseMIT · Commercial-friendlyMIT · Commercial-friendlyMIT · Commercial-friendly
Language———
Testsyesyesyes
CI—yesyes
Formal———
FuseSoC———
Activityupdated 2 years agoupdated 2 years agoupdated 2 years ago
Boards———
InterfacesI2CEthernetUART
CategoryInterfaces and peripheralsInterfaces and peripheralsInterfaces and peripherals

From the same category