verilog-spi
unknownSPI core alternative.
githubUnreviewedunknown
The license requires manual review.
/cores
Core comparison
Comparison helps you see quickly which core carries less license, review, and integration risk.
Decision matrix
How to read the matrixStart with review status, license clarity, and warnings. If records are close, then look at tests, board evidence, and toolchain fit.2/4OpenHW CORE-V cores
M1-M3 candidateIndustrial-grade open RISC-V core family source.
githubAuto indexedSolderpad
Manual review is required.
| Signal | verilog-spi | OpenHW CORE-V cores |
|---|---|---|
| Category / source | peripheral/SPI github | processor/RISC-V github |
| Review / maturity | Unreviewed unknown | Auto indexed M1-M3 candidate |
| License | unknownUnknown | SolderpadManual review required |
| Evidence / boards | EvidencePublic evidence links attached to this record.BoardsBoard-linked compatibility records, not portability guarantees. | EvidencePublic evidence links attached to this record.BoardsBoard-linked compatibility records, not portability guarantees. |
| Board status | unknown | unknown |
| Tests / CI / formal | Tests: NoCI: NoFormal: No | Tests: NoCI: NoFormal: No |
| Docs / FuseSoC / board demo | Docs: NoFuseSoC: NoBoard demo: No | Docs: NoFuseSoC: NoBoard demo: No |
| Signals | QualityQualityUsefulnessUsefulnessIntegrationIntegrationVerificationVerification | QualityQualityUsefulnessUsefulnessIntegrationIntegrationVerificationVerification |
| Interfaces / buses | SPI/QSPIunknown | unknownunknown |
| Toolchains | Verilator | Verilator |
| Warnings |
|
|