Comparison helps you see quickly which core carries less license, review, and integration risk.
Configurable RISC-V softcore used in LiteX ecosystem.
The license requires manual review.
Bus protocol reference for OpenCores-era reusable IP.
Manual review is required.
| Signal | VexRiscv | OpenCores Wishbone |
|---|---|---|
| Category / source | processor/RISC-V/generator github | bus/Wishbone opencores |
| Review / maturity | Auto indexedM1-M3 candidateMaturity levelMaturity M1-M3 candidate: evidence-gated readiness label. No source cannot exceed M0; no synthesis evidence cannot reach M4; no board evidence cannot reach M5. Open the KB guide for the full scale. | Auto indexedM6Maturity levelMaturity M6: evidence-gated readiness label. No source cannot exceed M0; no synthesis evidence cannot reach M4; no board evidence cannot reach M5. Open the KB guide for the full scale. |
| License | unknownunknown_or_manual_review_required | public-domain-like per OpenCores WISHBONE pageunknown_or_manual_review_required |
| Evidence / boards | EvidencePublic evidence links attached to this record.BoardsBoard-linked compatibility records, not portability guarantees. | EvidencePublic evidence links attached to this record.BoardsBoard-linked compatibility records, not portability guarantees. |
| Board status | unknown | unknown |
| Tests / CI / formal | TestsCurrent metadata does not show reproducible test evidence yet.CICurrent metadata does not show confirmed CI yet.FormalFormal evidence has not been found yet. | TestsCurrent metadata does not show reproducible test evidence yet.CICurrent metadata does not show confirmed CI yet.FormalFormal evidence has not been found yet. |
| Docs / FuseSoC / board demo | DocsDocumentation is not evidence-confirmed yet.FuseSoCFuseSoC packaging has not been found yet.Board demoBoard-level demo or target evidence is not confirmed yet. | DocsDocumentation is visible in current metadata.FuseSoCFuseSoC packaging has not been found yet.Board demoBoard-level demo or target evidence is not confirmed yet. |
| Signals | QualityQualityUsefulnessUsefulnessIntegrationIntegrationVerificationVerification | QualityQualityUsefulnessUsefulnessIntegrationIntegrationVerificationVerification |
| Interfaces / buses | unknownunknown | unknownWishbone |
| Toolchains | LiteX, Verilator | unknown |
| Warnings |
|
|
