C++ algorithms for FPGA hardware with AMD Vitis HLS

Name: C++ algorithms for FPGA hardware with AMD Vitis HLS
Start: 2024-09-10
End: 2024-09-10

OnlineCompletedWebinar

FPGA

Code profiling and implementation examples in the unified design flow.

Recording

1 found

RecordingAccess not confirmed
Webinar recording
en
Source: webinar.amd.com

Materials checked: Oct 8, 2026

The session uses a filter and a cryptography block to explain HLS coding choices. Vitis HLS Code Analyzer is presented as a way to study the C++ implementation.

Oct 12 – 15, 2026 United States · San Jose

OCP Global Summit 2026

Open infrastructure sessions and Lattice–AMI demonstrations of platform firmware, management and control technologies.

In person

Oct 16, 2026 Japan · Yokohama

FPGA Development and FPGA AI Suite Hands-on with Agilex 3 and Agilex 5

AI inference with FPGA AI Suite, handwritten-digit recognition on Terasic Atum A3 Nano, and an Agilex 5 demonstration.

In person FPGA

Recording

More events

OCP Global Summit 2026

FPGA Development and FPGA AI Suite Hands-on with Agilex 3 and Agilex 5