Recording
1 found
- RecordingAccess not confirmedWebinar recording
en
Source: webinar.amd.com
Materials checked:
AMD explains how the Vivado Design Suite supports the device family. The programme covers a unified flow and the use of the IP portfolio.
← Back to events
Vivado design flow for Spartan UltraScale+ FPGAs
Design iterations, timing closure and available IP blocks.
More events
OCP Global Summit 2026
Open infrastructure sessions and Lattice–AMI demonstrations of platform firmware, management and control technologies.
FPGA Development and FPGA AI Suite Hands-on with Agilex 3 and Agilex 5
AI inference with FPGA AI Suite, handwritten-digit recognition on Terasic Atum A3 Nano, and an Agilex 5 demonstration.