Polyphase channelizer optimization on AMD Versal AI Engines

Name: Polyphase channelizer optimization on AMD Versal AI Engines
Start: 2026-09-08
End: 2026-09-08

OnlineCompletedWebinar

FPGA

Compute, memory and I/O partitioning with Vitis Libraries.

Recording

1 found

RecordingAccess not confirmed
Webinar recording
en
Source: webinar.amd.com

Materials checked: Oct 8, 2026

The programme examines 2D IFFT, single buffering and packet switching, then migration to Versal AI Edge Series Gen 2. The stated 4K-channel, 2 GSPS baseline is an AMD design example.

Oct 12 – 15, 2026 United States · San Jose

OCP Global Summit 2026

Open infrastructure sessions and Lattice–AMI demonstrations of platform firmware, management and control technologies.

In person

Oct 16, 2026 Japan · Yokohama

FPGA Development and FPGA AI Suite Hands-on with Agilex 3 and Agilex 5

AI inference with FPGA AI Suite, handwritten-digit recognition on Terasic Atum A3 Nano, and an Agilex 5 demonstration.

In person FPGA

Recording

More events

OCP Global Summit 2026

FPGA Development and FPGA AI Suite Hands-on with Agilex 3 and Agilex 5