Improving Fmax with Hyper Register on Agilex 3

Name: Improving Fmax with Hyper Register on Agilex 3
Start: 2026-10-16
End: 2026-10-16
Location: Macnica Building 2, 1-5-5 Shin-Yokohama, Kohoku-ku

In person Workshop

FPGA

Hyperflex architecture, Quartus Prime Pro design flow and a practical exercise with Hyper Register.

Macnica — official event page

Programme

The agenda covers Agilex 3, Hyperflex core architecture, Quartus Prime Pro Edition and the fundamentals of high-speed design. It includes Fast Forward Timing Closure Recommendations and an exercise on Fmax using Hyper Register.

The audience includes engineers interested in Agilex 3 performance and newcomers to FPGA development or Hyperflex. The organizer notes that some programme content may change.

Oct 12 – 15, 2026 United States · San Jose

OCP Global Summit 2026

Open infrastructure sessions and Lattice–AMI demonstrations of platform firmware, management and control technologies.

In person

Oct 16, 2026 Japan · Yokohama

FPGA Development and FPGA AI Suite Hands-on with Agilex 3 and Agilex 5

AI inference with FPGA AI Suite, handwritten-digit recognition on Terasic Atum A3 Nano, and an Agilex 5 demonstration.

In person FPGA

Programme

More events

OCP Global Summit 2026

FPGA Development and FPGA AI Suite Hands-on with Agilex 3 and Agilex 5