conceptbeginnerconfidence 4/5CC BY 4.0

What constraint files are

Constraint files bind logical ports to package pins and define clocks, I/O standards and timing assumptions.

A constraint file is part of the hardware design, not a convenience file. Before using any XDC, SDC, QSF, CST, PCF or LPF file, confirm board revision, connector voltage, clock source and bank voltage from official documents or a trusted board repository.

Graph links

Boards: digilent/arty-a7, sipeed/tang-nano-20k, icebreaker/icebreaker

Chips: none

Toolchains: vivado-webpack, quartus-prime, gowin-eda, yosys-nextpnr-icestorm

Protocols: none

Pitfalls: Wrong I/O standard or pin assignment can damage hardware. A constraint file from another board revision is not automatically valid.

Related boards

SipeedGW2A/GW2ARbeginnerconfidence 4/5

Tang Nano 20K

Compact Gowin GW2AR board with HDMI, audio amplifier, TF card slot, SDRAM, and onboard debugger.

GW2AR-LV18QN88C8/I7open toolchain28.17 USDeducationvideoaudiorisc-v

iCEBreaker FPGAiCE40 UltraPlusbeginnerconfidence 4/5

iCEBreaker

Open-source educational Lattice iCE40UP5K board designed around the Yosys, nextpnr and IceStorm flow.

iCE40UP5K-SG48open toolchainprice unknowneducationcontroldspformal

DigilentArtix-7beginnerconfidence 4/5

Arty A7

Digilent Artix-7 board with Vivado WebPACK support, Pmods, Arduino/chipKIT style expansion, DDR3 and Ethernet.

XC7A35TICSG324-1Lprice unknowneducationrisc-vcontroldsp

Sources

https://docs.amd.com/https://docs.icebreaker-fpga.org/hardware/icebreaker/https://wiki.sipeed.com/hardware/en/tang/tang-nano-20k/nano-20k.html

Suggest correction