toolchain_guidebeginnerconfidence 5/5CC BY 4.0
What Verilator is
Verilator compiles synthesizable Verilog/SystemVerilog into C++ or SystemC models for fast simulation and linting.
Use Verilator early for lint and fast regression on synthesizable RTL. It pairs well with C++ or Python-driven harnesses when the design needs many cycles of simulation.