Open-source FPGA projects

1 result

Search: SynthesisTopic: YosysClear filters

Maintainedgithub.comApril 26, 2026ISC

Open SYnthesis Suite for Verilog RTL synthesis and formal-related flows.

VerilogRTLILSynthesisFormalOpen-sourceYosys+1

This catalog has few published projects. Only real records with a repository or verifiable source are shown; unverified projects are not created.

Repository URLLicense and statusMaintainer or source evidenceFPGA/RTL/tooling scope