Forum

RTL and HDL

Verilog, SystemVerilog, VHDL, coding style, synthesis semantics, and small design questions.

All threads Unanswered Needs info Solved My threads Archive

Vendor tool errorsVivado, Quartus, Gowin EDA, Libero, Radiant, Efinity.Timing / CDCXDC/SDC, generated clocks, false paths, reset, and sign-off.Board bring-upPinout, JTAG, boot mode, constraints, and lab debug.

RTL and HDLVerilog, SystemVerilog, VHDL, coding style, synthesis semantics, and small design questions.Simulation and verificationTestbenches, assertions, cocotb, Verilator, Icarus, GHDL, waveform analysis, and regressions.Timing, constraints, CDCSDC/XDC, false paths, generated clocks, timing closure, resets, CDC, and sign-off evidence.Vendor toolsVivado, Quartus, Libero, Radiant, Gowin EDA, Efinity, Tcl flows, reports, licenses, and crashes.Boards and bring-upPinouts, power-up, JTAG, boot modes, programmers, board constraints, and lab debug.Open-source coresReusable IP, buses, SoC blocks, licensing, integration, testing, and compatibility review.Career and practiceInterview tasks, lab learning paths, junior-to-senior growth, remote work, and team practices.FPGA.camp metaQuestions about FPGA.camp content, forum process, moderation, imports, and community workflow.

0 results

No threads found

The filter is too narrow or there are no discussions yet. Create a thread with context: tool, board, constraints, expected and actual behavior.