Journal

Researchers describe an FPGA SpMV architecture with an author-reported peak of 144.9 GFLOP/s and a 59-matrix comparison.

A note on AMD’s recent staged system-level verification material for Versal adaptive SoC designs.