maintainedApril 26, 2026ISC

nextpnr

Portable FPGA place-and-route tool with support for several FPGA families.

C++PnRGowinECP5

nextpnr connects open-source synthesis flow with concrete FPGA architectures.

For Gowin topics, FPGA.camp tracks the nextpnr and Project Apicula connection.

More projects

MaintainedApril 26, 2026ISC

Open SYnthesis Suite for Verilog RTL synthesis and formal-related flows.

VerilogRTLILSynthesisFormal

MaintainedApril 26, 2026LGPL-3.0 / Artistic-2.0

Open-source SystemVerilog simulator and lint system.

SystemVerilogC++SystemCLint

MaintainedApril 26, 2026BSD-2-Clause

Python-based FPGA SoC builder for cores, buses, soft CPUs, and board targets.

PythonMigenRISC-VSoC