maintainedMay 8, 2026Apache-2.0

Verible

Suite of SystemVerilog developer tools: parser, formatter, linter, and syntax tooling.

SystemVerilogLintFormatterParser

Verible matters to FPGA.camp as a practical SystemVerilog tooling layer: lint, format, and syntax parsing help keep RTL review and CI more repeatable.

The official Verible documentation shows a generated build from 2026-03-13 and lists verible-verilog-lint, verible-verilog-format, and verible-verilog-syntax.

Source: https://chipsalliance.github.io/verible/. Checked by FPGA.camp on 2026-05-08.

More projects

Maintainedgitlab.comMay 8, 2026EUPL-1.2

Surfer

Extensible waveform viewer for VCD/FST/GHW debug, available as native and web apps.

WaveformsVCDFSTRust

Open-source Verilog / SystemVerilog

Maintainedgithub.comMay 8, 2026Apache-2.0

openFPGALoader

Universal FPGA programming utility for Xilinx, Altera/Intel, Lattice, Gowin, Efinix, Anlogic, and Cologne Chip.

ProgrammingJTAGSPI flashC++

Open-source Gowin Lattice

Maintainedgithub.comApril 26, 2026ISC

Yosys

Open SYnthesis Suite for Verilog RTL synthesis and formal-related flows.

VerilogRTLILSynthesisFormal

Open-source Yosys Verilog / SystemVerilog