Open-source FPGA projects

1 result

Maintainedgithub.comMay 8, 2026Apache-2.0

Suite of SystemVerilog developer tools: parser, formatter, linter, and syntax tooling.

SystemVerilogLintFormatterParserOpen-sourceVerilog / SystemVerilog

This catalog has few published projects. Only real records with a repository or verifiable source are shown; unverified projects are not created.

Repository URLLicense and statusMaintainer or source evidenceFPGA/RTL/tooling scope