Compare cores
Up to four cores side by side: maturity, license, tests and activity.
| Attribute | Efinix Sapphire RV64 SoC | Ibex | SERV | VexiiRiscv |
|---|---|---|---|---|
| Maturity | M1 · Prototype | M2 · Simulation-tested | M4 · Production-ready | M2 · Simulation-tested |
| License | No license found | Apache-2.0 · Commercial-friendly | ISC · Commercial-friendly | MIT · Commercial-friendly |
| Language | — | SystemVerilog | Verilog | SpinalHDL (Scala) |
| Tests | — | yes | yes | yes |
| CI | — | yes | yes | yes |
| Formal | — | yes | — | — |
| FuseSoC | — | yes | yes | — |
| Activity | — | updated 7 days ago | updated 38 days ago | updated 4 days ago |
| Boards | — | — | — | — |
| Interfaces | AXI3, AXI4, APB3, GPIO, SPI, I2C, UART, AXI3, AXI4, APB3 | — | — | AXI4, Wishbone, Tilelink, AXI4, Wishbone, Tilelink |
| Category | CPUs and compute | CPUs and compute | CPUs and compute | CPUs and compute |