LibreLane, analog design and hardware design in Python, with participant projects and organizer-linked resources.
2 results
FOSSi conference programmes covering RTL verification, numerical models, timing analysis, IP reuse and custom FPGA architectures.