C, SystemVerilog, formal verification and co-simulation. Intake is closed; notifications about future openings are available.
2 results · Page 1 of 4
AMD’s new engineering article covers system-level verification for Versal designs that combine PL, AI Engines, NoC, and software.