Toolchain and notes
Vivado local/manualIcarus simulation
Pin and IO facts must come from board documentation; generated pinout is not accepted.
Wrong top-level port names in constraints.Assuming board voltage without checking documentation.
edu.fpga.camp
Arty A7
Arty A7 starter page with verified-source-first notes and simulation path before hardware.