edu.fpga.camp

SDC create_clock target empty

The create_clock command matched no target.

yosysyosyserrorconfidence 0.86

Correct the port or pin query.

// Minimal educational reproduction for SDC create_clock target empty
module top; endmodule