edu.fpga.camp

Verilator WIDTH

Expression width does not match target width.

verilatorverilatorwarningconfidence 0.86

Make result width explicit and preserve carry/sign bits.

// Minimal educational reproduction for Verilator WIDTH
module top; endmodule