edu.fpga.camp

Yosys inferred latch

Synthesis inferred storage from incomplete combinational logic.

yosysyosyserrorconfidence 0.86

Complete combinational assignments.

// Minimal educational reproduction for Yosys inferred latch
module top; endmodule