SystemVerilog subset always_comb default

Implement the requested behavior in a small bounded systemverilog_subset module. The platform controls the testbench and command profile.