edu.fpga.camp

Avoid inferred latch

Practice: Avoid inferred latch.

verilogverilatorverilator_lint_basicD3

Implement the requested behavior in a small bounded verilog module. The platform controls the testbench and command profile.