edu.fpga.camp

Verilog continuous assign

Practice: Verilog continuous assign.

verilogicarusiverilog_vvp_basicD1

Implement the requested behavior in a small bounded verilog module. The platform controls the testbench and command profile.