Fix combinational loop

Implement the requested behavior in a small bounded verilog module. The platform controls the testbench and command profile.