Sign in
edu.fpga.camp

FPGA Challenges: Timing

Verifiable challenges in the Timing track. Execution is local; fpga.camp validates only report.json.

D3TimingCC-BY-4.0OriginalLocal checkerIn review

Clock constraint and timing summary

A constraints task: define a clock, run a local timing flow, and interpret pass/fail without uploading vendor logs.

Time
60-120 min
Pass score
70/100
HDL
Verilog
Audience
Junior engineer, Engineer, Teacher
Package
Download available
Next step
Run locally, upload report.json
yosysnextpnrvivado
OpenDownload