verilatorverilatorerrorconfidence 0.86
Break feedback with a register or simplify logic.
// Minimal educational reproduction for Verilator UNOPTFLAT module top; endmodule
edu.fpga.camp
Verilator UNOPTFLAT
The design may contain a combinational loop or hard-to-optimize feedback.